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ABSTRACT 
An explicit RMS detector with fully differential input is presented in this thesis. The 
main application for this RMS detector will be in the Automatic Gain Control (AGC) circuits 
of a communication system such as Receiver system. The concepts of Root Mean Square 
(RMS) and building blocks in this RMS detector are discussed in this thesis. This RMS 
detector size is 1254 um x 860 um and is packaged using a HTSSOP 14 pin package. The 
results indicate that this RMS detector is capable of handling an input frequency from 25 to 
60 MHz without putting any additional LPF capacitor with less than 5% of error for 
amplitude above 300 mV. A current consumption of l.8mA makes this RMS detector ideal 
for low power applications. 
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1 INTRODUCTION 
1.1 Background 
In today's communication system, Automatic Gain Control (AGC) circuitry is one of the 
significant building blocks. The purpose of using AGC is to be able to maintain a fixed 
amplitude signal at the output of the communication system such as on the receiver system 
given a certain signal reference. Fixed amplitude is required to take advantage of the full 
dynamic range of the high-speed analog digital converter. The block diagram of a receiver 
system depicting the AGC block is shown in Figure 1.1. 
Duplexer 
vco 
Figure 1.1 Receiver Building Blocks in Communication System 
Within an Automatic Gain Amplifier there are several important building blocks such as 
a Voltage Gain Amplifier (VGA), RMS detector, comparator and filter or integrator. The 
building blocks for an AGC are shown in Figure 1.2. 
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Input >--------..... ---Output 
Filter 
RMS 
detector 
Figure 1.2 Automatic Gain Control Building Blocks 
Reference 
A Variable Gain Amplifier is an amplifier that has adjustable gain. Typical gain range 
for this variable gain amplifier is anywhere between 6 to 60 dB. This VGA can be either 
linear controlled or linear-in-dB controlled. The filter is very significant in controlling the 
speed of the loop. The comparator is obviously used to compare the output of the RMS 
detector and the reference level set by the system requirement. Finally the RMS detector is 
used to measure the root mean square or the energy of the signal at the output of the variable 
gain amplifier. In this thesis, the RMS detector will be discussed in detail. 
1.2 Main specification 
The main specifications of the RMS detector designed in this thesis are: low power, 
capable of handling a high frequency signal, and fully differential input. Low power is 
required to cut the energy consumption and the cost. Other than low power, this RMS 
detector is targeted to be able to handle a frequency around 30 MHz. This implies that the 
3 
RMS detector should have a flat band response for frequencies between 25 to 60 MHz. 
Finally fully differential input is mentioned because the signal path on the receiver system is 
commonly fully differential in order to get good distortion by suppressing the second 
ha1monic distortion. 
1.3 Thesis organization 
Chapter 2 will provide an in depth understanding about the basic concept of root mean 
square, the topologies and also the various applications of a RMS detector. Chapter 3 will 
discuss the design, the layout and the packaging of the RMS detector. The simulation and the 
measurement results are presented in Chapter 4 and finally conclusions are described in 
Chapter 5. 
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2 OVERVIEW ON RMS DETECTOR 
2.1 The theory of RMS 
RMS stands for Root Mean Square. It functions to measure the energy of a signal 
equivalent to the de signal. This means if one puts a certain de signal across a resistor such 
that this de signal provides a certain power then the RMS value of a certain signal will be 
able to deliver the same amount of power. The mathematical function for the RMS 
expression is shown in Figure 2.1 below 
l to + T - f ( Vm * cos( w * t + </J )) 2 dt 
T to 
Vrms 
Figure 2.1 RMS Equation 
The above equation means taking a certain signal and squarmg it. Once the square 
function is performed, then the integral of the signal within one period is taken. This is 
basically taking the average of the squared signal. Finally the square root of the averaged 
signal is performed. 
2.2 Topologies for RMS detector 
There are two main topologies in the RMS world. They are implicit and explicit RMS 
detectors. The block diagrams of the implicit and explicit RMS detectors are shown in Figure 
2.2 and Figure 2.3 respectively. 
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Figure 2.2 Implicit RMS Detector 
- 2 
()u 
Integrator lx x , .. tput Input 
Figure 2.3 Explicit RMS Detector 
The main feature of the implicit RMS detector is that it involves a loop where the output 
signal is fed back to the squaring block to be used to divide the squared signal. Hence the 
root function is implicitly accomplished by the division process taken directly at the first 
block. The main purpose of using this kind of topology is to lessen the dynamic range 
requirement of the system because the output the first block has the same dimension as the 
input. If we squared the signal and then take the square root later on as in the explicit RMS 
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detector, the output of the first block must be able to handle a larger signal. This means 
problems in dynamic range. 
The main feature of the explicit RMS detector is none other than straight implementation 
of the equation that is taking the square of the signal, then averaging it, and finally taking the 
square root of the averaged signal. The main advantage of this architecture is that there is no 
loop involved. This means less hurdles as compared to a closed loop system regarding 
stability issues. Since this architecture is an open loop system, it usually has a faster response 
as compared to its counter parts. Hence this topology is suitable for high-speed designs such 
as in a communication system. 
2.3 The applications of a RMS detector 
A RMS detector is actually a very useful circuit not only in communication system but 
also in other applications such as an audio amplifier, instrumentation RMS Digital Panel 
Meters, data acquisition, RMS noise measurement equipment, power measurement and other 
applications. 
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3 DESIGN, LAYOUT AND PACKAGING 
3.1 Design 
The RMS circuit's topology for this thesis will be the explicit RMS detector since its 
open loop configuration will give more advantage in speed compared to its counter part. 
There are five building blocks in this RMS detector namely attenuator, squarer, 
integrator, root squarer and output buffer. The whole schematic of this RMS detector can be 
seen in Figure 3.1. 
Input M_ ~ 
_ Attenuator -u Integrator ~LJ Buffer Output 
Figure 3.1 RMS Detector Block Diagram 
The attenuator circuit in this circuit is none other than a resistor divider. This can be seen 
in Figure 3.2. The purpose of using this attenuator is to reduce the voltage swing that will be 
presented to the next stage which is the multiplier or squarer. Reducing the voltage swing 
means reducing the current bias on the squarer which has front end consisting of a V to I 
converter. This reduction will lead to a reduction in power consumption which is the 
specification for this circuit. 
8 
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Figure 3.2 Attenuator/Resistor Divider 
The squarer circuit simply uses a gilbert cell coupled with an inverse tanh cell. This 
squarer circuit can be seen on Figure 3.3. The detail analysis of this squarer circuit can be 
found in the appendix. To convert the differential output of this squarer into a single ended 
output, cun-ent sources has been employed as seen in Figure 3.4. 
lout 
!bias 
---------- ------------------
-----~=:::.-::-.:-.:=~ 
\lin 
f 1 i i l l 1 l 
Figure 3.3 Squarer Circuit 
9 
Iin 
lout 
Figure 3.4 Current Sources to Convert Differential Current to Single-Ended CrnTent 
The integrator is implemented as a low pass filter since the function of the integrator is 
to average out the signal which is equivalent to a low pass filtering action. Low pass filters 
can be implemented in various ways. In this case, an Improved Wilson current source with a 
bandwidth of around 60 MHz was used to realize the low pass filtering action. Assuming that 
the input signal is around 30 MHz, 60 MHz of bandwidth should be sufficient to suppress the 
higher hannonics of the 30 MHz input signal. This low pass filter circuit is shown in Figure 
3.5. The additional Cap pin and the resistor at the front end on this circuit are available for an 
input frequency lower than 25 MHz. 
10 
I 
Iin lout 
Figure 3.5 Integrator Circuit 
The square root circuit is shown in Figure 3.7. This function is processed through current 
processing. Figure 3.6 gives a brief explanation on how the circuit works as a square rooter. 
The equation assumes that the areas of the bipolars are the same. 
Vbe 1 + Vbe2 = Vbe3 + ·vbe4 
\lT * ln (Il) +VT * ln (12) = VT* ln (13) +VT* ln (14); I3 = 14 =lout; I1 = Iin 
lout= i(lin*I2) 
Figure 3.6 Square Root Equation Derivation 
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!bias Iin 
Ql Q2 Q3 
Vrrns 
04 
Figure 3.7 Square Root Circuit 
Since the Vrms node on Figure 3.7 is a very sensitive node with a high impedance and 
low current output, an output buffer is added to the whole chain of this RMS detector. This 
output buffer is realized as a single stage opamp as shown in Figure 3.8 
Figure 3.8 Output Buffer 
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Finally the biasing circuit is shown in Figure 3.9. This main bias source is realized using 
a ratioed quad IPT AT bias generator. 
Figure 3.9 Bias Generator 
3 .2 Layout and fabrication 
The layout of the whole RMS detector is shown in Figure 3.10. The die size is 1254 um 
x 860 um. The fabrication process was Bi CMOS process. It is Texas Instruments' proprietary 
high speed process. 
Figure 3.10 The Layout of The RMS Detector 
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3 .3 Packaging 
The package for this circuit is a HTSSOP 14 pin. The bond diagram connecting the die 
to the package is shown in Figure 3.11 and the pin description is shown in Table 3.1. 
Figure 3 .11 The Bond Diagram 
Table 3 .1 The Pin Description 
Pin number Description 
1,5,13,14 NC 
2 Rbias 
3 INP 
4 INM 
6,7,8 GND 
9 vcc 
10 Vrms 
11 Voutput 
12 Cap 
I4 
4 SIMULATION, MEASUREMENT AND COMPARISON 
Table 4. I Simulation Result vs. Measurement Result 
Parameter Ideal value Simulation Measurement Error! Error2 
Ice in mA NIA 1.857 1.87 NIA NIA 
Sine wave with freq Vrms= 
between 25-60 MHz Vampll.4I421 
Vamp in Volts Vrms in Volts Vrms in Volts Vrms in Volts % % 
1 0.7071 0.7I 16 0.7I98 0.64% 1.79% 
0.9 0.6364 0.6391 0.6534 0.42% 2.67% 
0.8 0.5657 0.5667 0.5809 0.18% 2.69% 
0.7 0.4950 0.4958 0.5063 0.17% 2.29% 
0.6 0.4243 0.4227 0.4320 -0.37% 1.83% 
0.5 0.3536 0.3474 0.3567 -1.74% 0.89% 
0.4 0.2828 0.2709 0.2829 -4.22% 0.01% 
0.3 0.212I O. I916 0.2070 -9.68% -2.42% 
0.2 0.1414 0.1027 0.128I -27.38% -9.39% 
0.1 0.0707 0.0038 0.0350 -94.63% -50.56% 
0 0.0000 0.0038 0.0097 NIA NIA 
Square wave with freq Rise= Ins Rise= lns 
between 25-60 MHz Vnns=Vamp Fall= lns Fall= Ins 
Vamp in Volts Vnns in Volts Vrms in Volts Vrms in Volts % % 
I I 0.9891 0.9722 -I.09% -2.78% 
0.9 0.9 0.8919 0.8742 -0.90% -2.87% 
0.8 0.8 0.793I 0.7706 -0.86% -3.68% 
0.7 0.7 0.694I 0.6736 -0.84% -3.78% 
0.6 0.6 0.594 0.5748 -1.00% -4.21% 
0.5 0.5 0.4933 0.4896 -l.34rYo -2.07% 
0.4 0.4 0.3905 0.3719 -2.38% -7.02% 
0.3 0.3 0.2858 0.2870 -4.73% -4.33% 
0.2 0.2 0.1752 0.1710 -12.40% -14.52% 
0.1 0.1 O.OI 758 0.0623 -82.42% -37.73% 
0 0 0.0032 0.0096 NIA NIA 
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Error 1 is the error of the simulation result compared to the ideal value and the Error 2 is 
the error of the measurement result compared to the ideal value. 
ln the system where this RMS detector will be used, typically the highest input 
amplitude voltage is around 1 Volt. Hence, the error as shown in Table 4.1 for Vamp less 
than 0.3 Volt is not a problem for this particular application. This error is due to two things. 
First the square root circuit as shown in Figure 3.7 is very sensitive circuit. This means that 
any mismatches or error current produced during converting the differential cuJTent into 
single ended cuITent as shown in Figure 3.4 is not good. Ideally the error current produced by 
the circuit in Figure 3.4 should be in or less than the nanoAmp region. However, in reality it 
is very difficult to achieve an error less than one nanoAmp in an open loop configuration. 
The other source of error is due to a non RRO (Rail to Rail Output) opamp used as the buffer 
as shown in Figure 3.8. However, this non RRO opamp is purposely designed that way with 
an understanding that the RMS error for an input signal less than 0.3 Volt for this RMS 
detector is tolerable. 
A comparison to commercially available RMS detector is given below: 
Table 4.2 A Comparison to Commercially Available RMS Detector 
Parameter Implicit RMS detector Explicit RMS detector Unit 
AD636 
f-3dB 1 250 MHz 
(flat up to 60 MHz) 
Input range 0.3 1 Vp-0 
Supply Current 0.8 1.8 mA 
Error (sinewave) 1 3 % 
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5 CONCLUSION 
A RMS detector with a fully differential input, low power dissipation and capable of 
handling a high input frequency around 30 MHz has been designed successfully. The main 
result of this RMS detector indicates that for input amplitudes above 300 mV the RMS 
output will give less than 5% of error. 
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APPENDIX ANALYSIS OF THE SQUARER CIRCUIT 
In this section, the analysis of the squarer circuit will be discussed in detail. Figure A. I 
will be used as the reference figure during the analysis. 
The goal of the analysis is to show that the current output signal is a function of the 
squared input signal. To make the analysis easier, the area of the bipolar Qi to Qs will be 
assumed the same. 
lout 
Ibias 
Vin 
Figure A. I The Squarer Circuit 
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By observation on Figure A. I, the following equation is derived: 
13 = l 1 and 14 = b (A.I) 
By looking at the loop formed by Q3, Q4, Qs and Q6, the following equations are 
derived: 
YaE4 + YaEs = YaE3 + YaE6 
14 * ls = 13 * 16 
Substituting Equation A.1 into Equation A.3: 
12 * ls= 11 * 16 
ls = (I 1 I 12) * 16 
16 = (12 I 11) * ls 
(A.2) 
(A.3) 
(A.4) 
(A.5) 
(A.6) 
By looking at the loop formed by Q3, Q4, Q1 and Qs, the following equations are 
derived: 
YaE4 + YaEs = YaE3 + YaE7 
l4 *ls= h * h 
Substituting Equation A.I into Equation A.8: 
12 * ls = l 1 * l 1 
h = (b I 11) * ls 
Is = (l 1 I 12) * I 1 
By observation on Figure A. I, the following equation is derived: 
11 =Is+ I6 
h = I1 +Is 
(A.7) 
(A.8) 
(A.9) 
(A.IO) 
(A. I I) 
(A.12) 
(A.13) 
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Substituting Equation A.5 into Equation A.12: 
I I = (I I I 12) * 16 + 16 
11 = ( 1 + (11 I h)) * 16 
Substituting Equation A.6 into Equation A.12: 
11 =ls + (12 I 11) * ls 
11 = ( 1 + (12I11)) * Is 
Substituting Equation A.10 into Equation A.13: 
lz = (h I I 1) * ls + ls 
lz = ( 1 + (lz I 11) ) * Is 
Substituting Equation A.11 into Equation A.13: 
b = I 7 + (I I I h) * I 7 
lz = ( 1 + (11 I b)) * 11 
Subtracting Equation A.15 into Equation A.21: 
12 - 11 = ( 1 + (11 I 12) ) * (h - 16) 
I 7 - 16 = - (I I - h) I ( 1 + (I I I 12) ) 
Subtracting Equation A.17 into Equation A.19: 
12 - I 1 = ( 1 + (lz I I 1) ) * (Is - Is) 
Is - Is= (11 - b) I ( 1 + (12 /11)) 
By observation on Figure A. I, the following equation is derived: 
lout= (Is+ 11) - (16 +ls) 
lout= (ls - ls)+ (11 - 16) 
(A.14) 
(A.15) 
(A.16) 
(A.17) 
(A.18) 
(A.19) 
(A.20) 
(A.21) 
(A.22) 
(A.23) 
(A.24) 
(A.25) 
(A.26) 
(A.27) 
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Subtracting Equation A.23 and Equation A.25 into Equation A.27: 
lout= (11 - lz) I ( 1 + (12 /11)) - (11 - 12) I ( 1 + (11 I b) ) 
lout= (11 - 12)2 I (11 +Ii) 
By observation on Figure A.I, the following equations are derived: 
11 = IEE/2 + Vin/(2R) 
12 = IEE/2 - Vin/(2R) 
From Equation A.30 and Equation A.31, the following equations are derived: 
11 - 12 = Vin/R 
I1+Ii=IEE 
(A.28) 
(A.29) 
(A.30) 
(A.31) 
(A.32) 
(A.33) 
Substituting Equation A.32 and Equation A.33 into Equation A.29, the following 
equations are derived: 
lout= (Vin/R)2 I IEE 
lout= Vin2 I (IEE * R2) 
(A.34) 
(A.35) 
By looking at Equation A.35, it is clear that the current output signal is proportional to 
the squared input voltage. Hence, Figure A.1 functions as squarer circuit. 
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